From a775cb191e85c86a1b43f0d082cf9fa7f6d80464 Mon Sep 17 00:00:00 2001
From: Zhao Liu <zhao1.liu@intel.com>
Date: Mon, 23 Oct 2023 17:46:32 +0800
Subject: [PATCH] tests: bios-tables-test: Add ACPI table binaries for smbios
 type4 thread count test

Following the guidelines in tests/qtest/bios-tables-test.c, this
is step 5 and 6.

Changes in the tables:
FACP:

+/*
+ * Intel ACPI Component Architecture
+ * AML/ASL+ Disassembler version 20200925 (64-bit version)
+ * Copyright (c) 2000 - 2020 Intel Corporation
+ *
+ * Disassembly of /tmp/aml-1NP791, Wed Aug 23 21:51:31 2023
+ *
+ * ACPI Data Table [FACP]
+ *
+ * Format: [HexOffset DecimalOffset ByteLength]  FieldName : FieldValue
+ */
+
+[000h 0000   4]                    Signature : "FACP"    [Fixed ACPI Description Table (FADT)]
+[004h 0004   4]                 Table Length : 000000F4
+[008h 0008   1]                     Revision : 03
+[009h 0009   1]                     Checksum : B3
+[00Ah 0010   6]                       Oem ID : "BOCHS "
+[010h 0016   8]                 Oem Table ID : "BXPC    "
+[018h 0024   4]                 Oem Revision : 00000001
+[01Ch 0028   4]              Asl Compiler ID : "BXPC"
+[020h 0032   4]        Asl Compiler Revision : 00000001
+
+[024h 0036   4]                 FACS Address : 00000000
+[028h 0040   4]                 DSDT Address : 00000000
+[02Ch 0044   1]                        Model : 01
+[02Dh 0045   1]                   PM Profile : 00 [Unspecified]
+[02Eh 0046   2]                SCI Interrupt : 0009
+[030h 0048   4]             SMI Command Port : 000000B2
+[034h 0052   1]            ACPI Enable Value : 02
+[035h 0053   1]           ACPI Disable Value : 03
+[036h 0054   1]               S4BIOS Command : 00
+[037h 0055   1]              P-State Control : 00
+[038h 0056   4]     PM1A Event Block Address : 00000600
+[03Ch 0060   4]     PM1B Event Block Address : 00000000
+[040h 0064   4]   PM1A Control Block Address : 00000604
+[044h 0068   4]   PM1B Control Block Address : 00000000
+[048h 0072   4]    PM2 Control Block Address : 00000000
+[04Ch 0076   4]       PM Timer Block Address : 00000608
+[050h 0080   4]           GPE0 Block Address : 00000620
+[054h 0084   4]           GPE1 Block Address : 00000000
+[058h 0088   1]       PM1 Event Block Length : 04
+[059h 0089   1]     PM1 Control Block Length : 02
+[05Ah 0090   1]     PM2 Control Block Length : 00
+[05Bh 0091   1]        PM Timer Block Length : 04
+[05Ch 0092   1]            GPE0 Block Length : 10
+[05Dh 0093   1]            GPE1 Block Length : 00
+[05Eh 0094   1]             GPE1 Base Offset : 00
+[05Fh 0095   1]                 _CST Support : 00
+[060h 0096   2]                   C2 Latency : 0FFF
+[062h 0098   2]                   C3 Latency : 0FFF
+[064h 0100   2]               CPU Cache Size : 0000
+[066h 0102   2]           Cache Flush Stride : 0000
+[068h 0104   1]            Duty Cycle Offset : 00
+[069h 0105   1]             Duty Cycle Width : 00
+[06Ah 0106   1]          RTC Day Alarm Index : 00
+[06Bh 0107   1]        RTC Month Alarm Index : 00
+[06Ch 0108   1]            RTC Century Index : 32
+[06Dh 0109   2]   Boot Flags (decoded below) : 0002
+               Legacy Devices Supported (V2) : 0
+            8042 Present on ports 60/64 (V2) : 1
+                        VGA Not Present (V4) : 0
+                      MSI Not Supported (V4) : 0
+                PCIe ASPM Not Supported (V4) : 0
+                   CMOS RTC Not Present (V5) : 0
+[06Fh 0111   1]                     Reserved : 00
+[070h 0112   4]        Flags (decoded below) : 000484A5
+      WBINVD instruction is operational (V1) : 1
+              WBINVD flushes all caches (V1) : 0
+                    All CPUs support C1 (V1) : 1
+                  C2 works on MP system (V1) : 0
+            Control Method Power Button (V1) : 0
+            Control Method Sleep Button (V1) : 1
+        RTC wake not in fixed reg space (V1) : 0
+            RTC can wake system from S4 (V1) : 1
+                        32-bit PM Timer (V1) : 0
+                      Docking Supported (V1) : 0
+               Reset Register Supported (V2) : 1
+                            Sealed Case (V3) : 0
+                    Headless - No Video (V3) : 0
+        Use native instr after SLP_TYPx (V3) : 0
+              PCIEXP_WAK Bits Supported (V4) : 0
+                     Use Platform Timer (V4) : 1
+               RTC_STS valid on S4 wake (V4) : 0
+                Remote Power-on capable (V4) : 0
+                 Use APIC Cluster Model (V4) : 1
+     Use APIC Physical Destination Mode (V4) : 0
+                       Hardware Reduced (V5) : 0
+                      Low Power S0 Idle (V5) : 0
+
+[074h 0116  12]               Reset Register : [Generic Address Structure]
+[074h 0116   1]                     Space ID : 01 [SystemIO]
+[075h 0117   1]                    Bit Width : 08
+[076h 0118   1]                   Bit Offset : 00
+[077h 0119   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[078h 0120   8]                      Address : 0000000000000CF9
+
+[080h 0128   1]         Value to cause reset : 0F
+[081h 0129   2]    ARM Flags (decoded below) : 0000
+                              PSCI Compliant : 0
+                       Must use HVC for PSCI : 0
+
+[083h 0131   1]          FADT Minor Revision : 00
+[084h 0132   8]                 FACS Address : 0000000000000000
+[08Ch 0140   8]                 DSDT Address : 0000000000000000
+[094h 0148  12]             PM1A Event Block : [Generic Address Structure]
+[094h 0148   1]                     Space ID : 01 [SystemIO]
+[095h 0149   1]                    Bit Width : 20
+[096h 0150   1]                   Bit Offset : 00
+[097h 0151   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[098h 0152   8]                      Address : 0000000000000600
+
+[0A0h 0160  12]             PM1B Event Block : [Generic Address Structure]
+[0A0h 0160   1]                     Space ID : 00 [SystemMemory]
+[0A1h 0161   1]                    Bit Width : 00
+[0A2h 0162   1]                   Bit Offset : 00
+[0A3h 0163   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[0A4h 0164   8]                      Address : 0000000000000000
+
+[0ACh 0172  12]           PM1A Control Block : [Generic Address Structure]
+[0ACh 0172   1]                     Space ID : 01 [SystemIO]
+[0ADh 0173   1]                    Bit Width : 10
+[0AEh 0174   1]                   Bit Offset : 00
+[0AFh 0175   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[0B0h 0176   8]                      Address : 0000000000000604
+
+[0B8h 0184  12]           PM1B Control Block : [Generic Address Structure]
+[0B8h 0184   1]                     Space ID : 00 [SystemMemory]
+[0B9h 0185   1]                    Bit Width : 00
+[0BAh 0186   1]                   Bit Offset : 00
+[0BBh 0187   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[0BCh 0188   8]                      Address : 0000000000000000
+
+[0C4h 0196  12]            PM2 Control Block : [Generic Address Structure]
+[0C4h 0196   1]                     Space ID : 00 [SystemMemory]
+[0C5h 0197   1]                    Bit Width : 00
+[0C6h 0198   1]                   Bit Offset : 00
+[0C7h 0199   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[0C8h 0200   8]                      Address : 0000000000000000
+
+[0D0h 0208  12]               PM Timer Block : [Generic Address Structure]
+[0D0h 0208   1]                     Space ID : 01 [SystemIO]
+[0D1h 0209   1]                    Bit Width : 20
+[0D2h 0210   1]                   Bit Offset : 00
+[0D3h 0211   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[0D4h 0212   8]                      Address : 0000000000000608
+
+[0DCh 0220  12]                   GPE0 Block : [Generic Address Structure]
+[0DCh 0220   1]                     Space ID : 01 [SystemIO]
+[0DDh 0221   1]                    Bit Width : 80
+[0DEh 0222   1]                   Bit Offset : 00
+[0DFh 0223   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[0E0h 0224   8]                      Address : 0000000000000620
+
+[0E8h 0232  12]                   GPE1 Block : [Generic Address Structure]
+[0E8h 0232   1]                     Space ID : 00 [SystemMemory]
+[0E9h 0233   1]                    Bit Width : 00
+[0EAh 0234   1]                   Bit Offset : 00
+[0EBh 0235   1]         Encoded Access Width : 00 [Undefined/Legacy]
+[0ECh 0236   8]                      Address : 0000000000000000

...

APIC:

+/*
+ * Intel ACPI Component Architecture
+ * AML/ASL+ Disassembler version 20200925 (64-bit version)
+ * Copyright (c) 2000 - 2020 Intel Corporation
+ *
+ * Disassembly of /tmp/aml-2JP791, Wed Aug 23 21:51:31 2023
+ *
+ * ACPI Data Table [APIC]
+ *
+ * Format: [HexOffset DecimalOffset ByteLength]  FieldName : FieldValue
+ */
+
+[000h 0000   4]                    Signature : "APIC"    [Multiple APIC Description Table (MADT)]
+[004h 0004   4]                 Table Length : 00000220
+[008h 0008   1]                     Revision : 03
+[009h 0009   1]                     Checksum : 63
+[00Ah 0010   6]                       Oem ID : "BOCHS "
+[010h 0016   8]                 Oem Table ID : "BXPC    "
+[018h 0024   4]                 Oem Revision : 00000001
+[01Ch 0028   4]              Asl Compiler ID : "BXPC"
+[020h 0032   4]        Asl Compiler Revision : 00000001
+
+[024h 0036   4]           Local Apic Address : FEE00000
+[028h 0040   4]        Flags (decoded below) : 00000001
+                         PC-AT Compatibility : 1
+
+[02Ch 0044   1]                Subtable Type : 00 [Processor Local APIC]
+[02Dh 0045   1]                       Length : 08
+[02Eh 0046   1]                 Processor ID : 00
+[02Fh 0047   1]                Local Apic ID : 00
+[030h 0048   4]        Flags (decoded below) : 00000001
+                           Processor Enabled : 1
+                      Runtime Online Capable : 0
+
+[034h 0052   1]                Subtable Type : 00 [Processor Local APIC]
+[035h 0053   1]                       Length : 08
+[036h 0054   1]                 Processor ID : 01
+[037h 0055   1]                Local Apic ID : 01
+[038h 0056   4]        Flags (decoded below) : 00000001
+                           Processor Enabled : 1
+                      Runtime Online Capable : 0

[snip]

+[1D4h 0468   1]                Subtable Type : 00 [Processor Local APIC]
+[1D5h 0469   1]                       Length : 08
+[1D6h 0470   1]                 Processor ID : 35
+[1D7h 0471   1]                Local Apic ID : 6A
+[1D8h 0472   4]        Flags (decoded below) : 00000000
+                           Processor Enabled : 0
+                      Runtime Online Capable : 0
+
+[1DCh 0476   1]                Subtable Type : 01 [I/O APIC]
+[1DDh 0477   1]                       Length : 0C
+[1DEh 0478   1]                  I/O Apic ID : 00
+[1DFh 0479   1]                     Reserved : 00
+[1E0h 0480   4]                      Address : FEC00000
+[1E4h 0484   4]                    Interrupt : 00000000
+
+[1E8h 0488   1]                Subtable Type : 02 [Interrupt Source Override]
+[1E9h 0489   1]                       Length : 0A
+[1EAh 0490   1]                          Bus : 00
+[1EBh 0491   1]                       Source : 00
+[1ECh 0492   4]                    Interrupt : 00000002
+[1F0h 0496   2]        Flags (decoded below) : 0000
+                                    Polarity : 0
+                                Trigger Mode : 0
+
+[1F2h 0498   1]                Subtable Type : 02 [Interrupt Source Override]
+[1F3h 0499   1]                       Length : 0A
+[1F4h 0500   1]                          Bus : 00
+[1F5h 0501   1]                       Source : 05
+[1F6h 0502   4]                    Interrupt : 00000005
+[1FAh 0506   2]        Flags (decoded below) : 000D
+                                    Polarity : 1
+                                Trigger Mode : 3
+
+[1FCh 0508   1]                Subtable Type : 02 [Interrupt Source Override]
+[1FDh 0509   1]                       Length : 0A
+[1FEh 0510   1]                          Bus : 00
+[1FFh 0511   1]                       Source : 09
+[200h 0512   4]                    Interrupt : 00000009
+[204h 0516   2]        Flags (decoded below) : 000D
+                                    Polarity : 1
+                                Trigger Mode : 3
+
+[206h 0518   1]                Subtable Type : 02 [Interrupt Source Override]
+[207h 0519   1]                       Length : 0A
+[208h 0520   1]                          Bus : 00
+[209h 0521   1]                       Source : 0A
+[20Ah 0522   4]                    Interrupt : 0000000A
+[20Eh 0526   2]        Flags (decoded below) : 000D
+                                    Polarity : 1
+                                Trigger Mode : 3
+
+[210h 0528   1]                Subtable Type : 02 [Interrupt Source Override]
+[211h 0529   1]                       Length : 0A
+[212h 0530   1]                          Bus : 00
+[213h 0531   1]                       Source : 0B
+[214h 0532   4]                    Interrupt : 0000000B
+[218h 0536   2]        Flags (decoded below) : 000D
+                                    Polarity : 1
+                                Trigger Mode : 3
+
+[21Ah 0538   1]                Subtable Type : 04 [Local APIC NMI]
+[21Bh 0539   1]                       Length : 06
+[21Ch 0540   1]                 Processor ID : FF
+[21Dh 0541   2]        Flags (decoded below) : 0000
+                                    Polarity : 0
+                                Trigger Mode : 0
+[21Fh 0543   1]         Interrupt Input LINT : 01

...

DSDT:

+/*
+ * Intel ACPI Component Architecture
+ * AML/ASL+ Disassembler version 20200925 (64-bit version)
+ * Copyright (c) 2000 - 2020 Intel Corporation
+ *
+ * Disassembling to symbolic ASL+ operators
+ *
+ * Disassembly of /tmp/aml-00O791, Wed Aug 23 21:51:31 2023
+ *
+ * Original Table Header:
+ *     Signature        "DSDT"
+ *     Length           0x00003271 (12913)
+ *     Revision         0x01 **** 32-bit table (V1), no 64-bit math support
+ *     Checksum         0xAF
+ *     OEM ID           "BOCHS "
+ *     OEM Table ID     "BXPC    "
+ *     OEM Revision     0x00000001 (1)
+ *     Compiler ID      "BXPC"
+ *     Compiler Version 0x00000001 (1)
+ */
+DefinitionBlock ("", "DSDT", 1, "BOCHS ", "BXPC    ", 0x00000001)
+{
+    Scope (\)
+    {
+        OperationRegion (DBG, SystemIO, 0x0402, One)
+        Field (DBG, ByteAcc, NoLock, Preserve)
+        {
+            DBGB,   8
+        }
+
+        Method (DBUG, 1, NotSerialized)
+        {
+            ToHexString (Arg0, Local0)
+            ToBuffer (Local0, Local0)
+            Local1 = (SizeOf (Local0) - One)
+            Local2 = Zero
+            While ((Local2 < Local1))
+            {
+                DBGB = DerefOf (Local0 [Local2])
+                Local2++
+            }
+
+            DBGB = 0x0A
+        }
+    }

[snip]

+            Processor (C000, 0x00, 0x00000000, 0x00)
+            {
+                Method (_STA, 0, Serialized)  // _STA: Status
+                {
+                    Return (CSTA (Zero))
+                }
+
+                Name (_MAT, Buffer (0x08)  // _MAT: Multiple APIC Table Entry
+                {
+                     0x00, 0x08, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00   // ........
+                })
+                Method (_OST, 3, Serialized)  // _OST: OSPM Status Indication
+                {
+                    COST (Zero, Arg0, Arg1, Arg2)
+                }
+            }
+
+            Processor (C001, 0x01, 0x00000000, 0x00)
+            {
+                Method (_STA, 0, Serialized)  // _STA: Status
+                {
+                    Return (CSTA (One))
+                }
+
+                Name (_MAT, Buffer (0x08)  // _MAT: Multiple APIC Table Entry
+                {
+                     0x00, 0x08, 0x01, 0x01, 0x01, 0x00, 0x00, 0x00   // ........
+                })
+                Method (_EJ0, 1, NotSerialized)  // _EJx: Eject Device, x=0-9
+                {
+                    CEJ0 (One)
+                }
+
+                Method (_OST, 3, Serialized)  // _OST: OSPM Status Indication
+                {
+                    COST (One, Arg0, Arg1, Arg2)
+                }
+            }

[snip]

+            Processor (C035, 0x35, 0x00000000, 0x00)
+            {
+                Method (_STA, 0, Serialized)  // _STA: Status
+                {
+                    Return (CSTA (0x35))
+                }
+
+                Name (_MAT, Buffer (0x08)  // _MAT: Multiple APIC Table Entry
+                {
+                     0x00, 0x08, 0x35, 0x6A, 0x01, 0x00, 0x00, 0x00   // ..5j....
+                })
+                Method (_EJ0, 1, NotSerialized)  // _EJx: Eject Device, x=0-9
+                {
+                    CEJ0 (0x35)
+                }
+
+                Method (_OST, 3, Serialized)  // _OST: OSPM Status Indication
+                {
+                    COST (0x35, Arg0, Arg1, Arg2)
+                }
+            }

...

Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Message-Id: <20231023094635.1588282-14-zhao1.liu@linux.intel.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
---
 tests/data/acpi/q35/APIC.thread-count       | Bin 0 -> 544 bytes
 tests/data/acpi/q35/DSDT.thread-count       | Bin 0 -> 12913 bytes
 tests/data/acpi/q35/FACP.thread-count       | Bin 0 -> 244 bytes
 tests/qtest/bios-tables-test-allowed-diff.h |   3 ---
 4 files changed, 3 deletions(-)

diff --git a/tests/data/acpi/q35/APIC.thread-count b/tests/data/acpi/q35/APIC.thread-count
index e69de29bb2d1d6434b8b29ae775ad8c2e48c5391..c27e87fcf1c04a2e75f9a20f2bc6a28f19aadf66 100644
GIT binary patch
literal 544
zcmXxe$x^~l5Jut7C5g!mC?Fu<bU{GCdD=^&7O*jng|3`SeM%q2CqXMY#peG`Rd0F_
zk0PT)GOyufG`un4B#w+R#uAaF6GeWfsh$X07Al1q8*K+27hMnMeDpN>dDI0AikK~7
zu8i{)T&SjRc=;L@>R2?m*uYW~%Pp+5ajApVF4lTj@8j|*t_*NB#I-YAKSy(cjUhHi
zxG~07jO{DzT;t{~cJHuvkNpX5J>d2u?mXe{Gw!|M{u>^=<KYJ$ed6&Ko_r@-*<^pF
e$to?P(xcMiI3kiu%J*lb^{j#*E!+JQvHk&0#~uLy

literal 0
HcmV?d00001

diff --git a/tests/data/acpi/q35/DSDT.thread-count b/tests/data/acpi/q35/DSDT.thread-count
index e69de29bb2d1d6434b8b29ae775ad8c2e48c5391..a24b04cbdbf09383b933a42a2a15182545543a87 100644
GIT binary patch
literal 12913
zcmb80TWs5CcE>;JW{RRLN}}&K#ffvjNV1(|TC`Y+q%N`LFru8yQ~@O0nXR1}VA-7s
zu-QQX#{sh000nl&okbrt1253G?bE()fPHD-^40<R)Q7(8Yf)^TM#bU9Jm;eVG=5MH
zKl1-O=l@CM8GhvGmfrb?GGoH;t9P}ARj7V!YK20fATY)thJTf2>>=wO>eYHrNJU~o
z_j$^R^=iE;s#o>uc3t@A{r+$J{V#vj7j|s6`@Qn*?vDN9RezVkK~HvVNrFJx$oH&j
zuY1(Ym|C+a_8LuHuDq2*v8TCFRP1dxb*65P_3m0)?Dc0%(;t)uTk+%lY+h2jt^Zv8
z%hLQ$e*56d%A3FWkDtE&Op0mxgYxUoBvI2JtlIF=|Ee!7_6N#0#|OeQkURTIgZwwg
z&Te;1fjxE~M!u8XAwZQ*K2ta1hHkaegPX^XnVpRatUs9j#x3COt$+V-YyFq4uc!Xp
zn)#E~I_VF_zCDm4Cw*Ib{;JQ|Nq;bZ{8$>ZbMXjEv%dY})#r@u*gNjd?$K?%UC|up
zX>-dgYQ+*0ds^GdE=lvhnqo|bDTlv*9S(<o^kU^HQ#RG>FnKU>-9uBeIzsA=EQ#Ic
z3T$Ym*4!?bT2n7{4=v+PPe}cnEXBIdQ?Q{`i^iQo_prLvY742it_(J`>ehCvU^exS
z3tgeQsckTI#ng;Dk?vX88V>D!IKqA^957&XFTn5#Q?FE-`p2V=0+tOQeec-5T1}eH
zeCml0nozc5LlS2KU%dKUV7r6aZ=N0Rvg2KOI2;byvmIgQ+0Iiz8Ve?PutH{^1K7Ln
z*C3irt;STjXErs#-iIya=)M5+t7w0Aew${yW9Bx#ILxJDso{`qZfzLMjfKsvjT+0z
zFfK(lw>IkjMs#y)qrr0Nm^>T`3^cXVEl|~2Zrt7H=o-N$C=Kt}h@-5ZZh_K2G~y}^
zPZ?p3($5lglzs(KN9i9Lb(J+w8FiI@mYAdTD~LHt|InDL^ox(VN<T}S_>2>uaq2Vf
zD*Y@8;xj>fCaBK@^*Kg-juD?@)aMxWDH5L|@hMWDBK4UhK9j^}lKM<ipAzvY5uXzE
zDN&y(;xk2jrl`*p^(hmdGVv)>pEC8CCO*@|XPWv<Q=j9+=Q!~>PJND3pBdsaLwsha
z&kXgc5T6S1sZgH^^_e9;v&3hX`pi<FIpQ-%eCDXn9QBzeKJ&z9p8CvFpDOXG5}zvd
zsZyU4#ODO@IYE6+P@j{;=OpntNqtUIpHsx=6!AGleNIuI)5PaA@i|R>PE(&Vj<Vui
zHD?@U)w|fuxJoV9gzK&D9Xm^uvqU*dm9uV6UpYsVb3{2um2*@%Pn7dSIZu`IRJlNu
z3q-j<l?zn4=qUZG@1mphuknkn(!a(px=Q~VzeI8_k(^63=aQcj8fXPI(7M$;ZJ>3l
z88pzk)eIVF-D>(t1qK?wwFwMVetiOyK<9Twfk~kBtwkKA-`XOM(mxa$sC%f>iJ^g_
zEKx`4R}giSxPiKdI!b7uZbeSJk2y-ef|#T9Cl?whDjpgr@);*S<HRR4P~;ODDDs&g
zJ`=<zG*ILd8YuEPMtqJDpU^;&PiUaXr$~H?#3wXR<P#bw@|h$)lf)-9P~;ODDDo*0
zpAzv24HWr=28w*9h|d)92@Mqaga(Ry%EYHkd_n_7KB0jkpK0PVO?*NFMLwZ{BA?^L
z=Q!~R4HWr=28w)Uh|di12@Mqaga(RyD#WKkd_n_7KB0jkpIPEFOMF5DMLwZ{BA+?p
zGe>+v14TZefg+!I;xkWtLIXuUp@AZwD)FfjpU^;&PiUaX=LGRNL3~03MLwZ{BA=7Q
z=Opn74HWr=28w)65ua1UCp1vx6B;P;IZb>{6Q9sPkxyu#$mfisL=CiVHE{#2TTR?R
z>sHfmgR?|A>*Vy6&_IzA8YoiE5#=0FLIXugXrM?rPn7dS2@Mn}p@Aah0#PmyB{Wc^
zga(R~i;mL2#xFWb{~8Ys6wNI(P&BtoB<B*z2@MqGga+#5RA+l;yTb<Zv2(L}0ym`J
zCE%Zmns45-I>I3Nm2|kzPNd|Clv3B4_q29WG~4ZBc3evRI>D08Qo>XA8pfo!*={%O
zulA)3gXjbXyGNU2n_C+de<eoFxa%)s&um-SNh$y9ah8n68DkP-EX5dm%G6BH>QvYX
zlwh{+Rn%-xZ(8gb#L}TNl7R&cI6`YX+fzNOZ3(aUy&51rjC<LuTz26DvR6^|s*}CS
zWv{*`d$oJi0`Klxj9l@(OOX#quc7pslV0P}Ywt;~dFge|Jgk8Izvo^@>2)W)&ZXDi
zlV11I8+`iM2c$Ppdc#R?aOsWrq&K|uH9md(1Jc(}`kIrz#-*>lCw<LJU+2>&J|KM^
zrLQ~b>s<Q!d(zjv^bJ1!*axI<p!5wVeS=Hicu)F9_ox-CTTT9~mlQX>fALV9)7@R1
zq+@ErIpx)ab6$Hm{xp`d6qg-=bH_&FLg!_U;&LN!?$}6N=se3)Tz&-39UF-Yoi{4Q
zsUvXi*hpOHJeZ)ki4iz=Y$Pu9yPl-D$q_hrY$Pu9JDsAqsS!ALjN+7*=q~>oV#72#
z{;yx~7X7=24YSi?GGlLlOtDz^xdPky`^J`DFxz^spx$&kj}0Sz8-{j%*_V|5K>qr;
z&yM@4;qZhF#=kz^VgIxvv;X?v_z63aGVU)pD~-QQ!gBiCA6X3gn4<RTru#jnE1KCX
z7K=BT@{e6-6}WrUkRINM`U~!6+pzp{;Ucl!)YF=|U1<F5OZ)RDe_#0dr(gW+$<Oyb
z{epD`&D`AZ&YH9&)rBAAA7nv(%DRVU8y4+<kR`eM{32{rSV1$5EkSE;S%TJX-4`_D
zP7yw80*h)|OBcJ(b8uu-vy9CGD`<M9Q&8nzbE_%Z3<kSLuT9~h^JqXbx7{i|Kcynn
z;XYW2tF4P#r}jx?ARX_sms+t{Jb+Muuyim;9q&sKh|6vqg?QDCV-T;oaU9}xH%>r&
z(~ZX<zU9Uu#JAlz3Gqj6EJ0jx;}pbIH<lsR+&B%f?#AN~8*ZF|xaP*nORZQcx^Wg_
zul^jwUj2E9z4}#%z4|90_UfO6*sFgEVz2&bh`st}Aol8?h1jcq4q~tVd5FFG7a;cP
zUxe7Je+go*{=!SGSoZ2a1F={CGQ?i}XCe0LKL@c_{|dxj{pTU}>c0T7SN}zbz4|Xf
z?A3o6Vz2%y5PS7sh1jeA8pK}x*CF=mzX7pVfAOVOT=nWNLG0CEhS;lr6=JXcHHf|X
z*CAd%P#X!&>Qs{5vkz~?@L2|D4?K0^hb?2%hUaj{{0=yOY$?<4UI^{k+&Jm0tvH-h
zAC^eqQO2F(NWNO1)GTdFe2)!L+cF;HB14<)*}|jmjok4g!Df$ap>MOD?_2V3j{Cy5
zd(ust_3b@Ar{kC()LQyr>RWzPuXOf)H%K1uNJCqA^gDah{=vD>)WKE9-g^Z_?yx62
zw$T6X)?ht!m~&m~)IQmhqT!iox9;0Q|H&Ra^)+JdV_yL7vOPy5*n8d5Xmg=iZf;pm
zc1O>1E2-VJI`VtwdGyaE#MfH7eK2BfY$?Kz!l94(LA}x$SzY(VZMdGg&uUc}nv{3~
zKW`@XT9r;VC5cRA4DQC%@!nmllL9kr|KM@=g%N}6ulvjwO9dnq1V@_cdCj3HAdKK(
z8h|NBoD$S@PyyV{oR$!YI2`$uBSqBAX+2UTAgxBjq$naqV>~H}Nzs6`77LSNh!l(S
zq!=c}0@6C%hBE3dj!5wYPl{twJRsdngh>fRN{Boufk}ygbZab38bhQp=N25#_!uUQ
z1*F?zm?R>SDDgFkm?Q?IkDUL?q4ShPq@===l9-eXNENv0=SUJFNm-sGVUiS(s<3px
zky411%JHNWCZz(BCWlEfBFQRGk}*jRNP0R<N+VKwf+wXhDIJiE@i1u|k;W%^(l{oK
z2c%jiOv)fqW|}8uFe!6NDiz`Gjhk@=k(3#pq+pT~kV<fq#*wm!l%3^CSxm|Xq%z!}
zaikm~<($`!@Y#~Xq+CE+g<CU@lt-le8NQ}GCglUt8r+p}Bo&d=WuByBk{XcK;f9PO
zO(4?5Ii56uNfQC-Cftj0q)9}YT;WNRm^2xXZozFBN18&Usq;K(3X`S+((UOmX&RBH
zFY=^mOqvczAI*eGGl(>Ei6_lq(o8_A%!Wy`h%|edC(UBgY(T2cg-LUWH1`vpG>1uZ
z0ZE$=ljad=zQU8{F=;*^=?h`f0wOI`dC~$VEd(TEF-%%Sq(z-4En?DQK&mZ;NlS>d
zWbmXVOj<f6m5YTisenj@8c!-<QXwFf&V)&45a~>VC!N8hGXbf*940Lz(sGk0Eo0Jh
zKw3Q;CY?p3vv+vXSxh<`kk-zHN#_vhoXL~UVbZyPw7wE1tsv6MJ)X3JNh<;A=J_z`
zJR+TM^Q7~bbUq;6x)3H^K%@&Do^%0|E(E087sI5Bh;(tACtbv(ivj7QOJUL_M7ngJ
zCtbp%O982JIZV2YNS8n6NtZF{azLtH36riM(v?qm(iKd)5|Fg3VbWDZy83rK=_)2&
z4M_U6FzFg1UF-9tYnXH`AQ{)gr0a-ueTOGq$E524sdghwx`9YHc6rhbOuBJOTJ>({
z$h}k%k&2IaQW2Ai0jX39*Hl8J(x*JBgh{1<R4#`}Wkf3flqZ!jsT`12SHq-LL|WbF
zNvoK&8j#l3!lX4sT07uLYnZeakk;43q;*7Ef6SBCF=>7O;ITUQ@H#B&_KaegdCRx3
zC<<#dN^8PhC3W9Chc~Y8q@+K*O0$T2OEHA>LS1+#zmo;=RhkL1a~J#<nXz~B>2`Vu
z2mX)qs<wNV%p^91H%*+s2qQ0Xi^JjY_uj65A$#5ohkyLh-Sg&eUteL&r@4RN6<%_7
zZwrGz*nY~oM_R0I8txnP&U@sQ;!WnROT#!?kQQMv0B*Lxv9lmuNE8x+0+2f~vthQK
zg>4REYRwUg+hNul`Hd`0KV{0Lhp>0GmrKN8wL<J!YrUKplOj^Y*;<D^U_<%q;A`j}
zU9UaR+=n0Odq!)!SS*%DWKrTu9G1`(WA35zj&^I-c@6$3WfhA(u~*UCtb26XD&BTC
zWLRub#hz8t*@+XB{a_V>?$I69ss#rx!Qy<geJ>*QC0Ws8PLl5Pzq%2HG;k#B72uh*
zXtwWF;X{KDU1SBbeb0cn1|N0!Xo%gTwT-IY^B);RqwdUkk0Pd}iMr5deI^KX;Sqbp
z1YtSie5>bLcehVfnLJU6QhXWyM}Y28dDHBae0I$J+68i~BBkrXFQUJQisJI2LoRD~
zTc?`1;QUlZXx>HNMVYv)IGUAqM?0-1<vr7I&^EJ~ATBcj%E?%@iZ|~Om`WI^dIM3m
P#1t9MNj1?kiY4}ckQQ*J

literal 0
HcmV?d00001

diff --git a/tests/data/acpi/q35/FACP.thread-count b/tests/data/acpi/q35/FACP.thread-count
index e69de29bb2d1d6434b8b29ae775ad8c2e48c5391..31fa5dd19c213034eef4eeefa6a04e61dadd8a2a 100644
GIT binary patch
literal 244
zcmZvWK?;LF3`JkYK`a#X2swi{r~}fSLN`557rlxX(5ty|WeL-%BlK;4_~9qNzlCuH
zilrOE{h{4+463RE*ld~*F3f-{fHJ!Nt439VCg0&3V6XQ&<y!~S+anch*XaJ18KTGi
S9BDZH`-f$%has<{PtFJFi4Fk(

literal 0
HcmV?d00001

diff --git a/tests/qtest/bios-tables-test-allowed-diff.h b/tests/qtest/bios-tables-test-allowed-diff.h
index 4d139d7f6b..dfb8523c8b 100644
--- a/tests/qtest/bios-tables-test-allowed-diff.h
+++ b/tests/qtest/bios-tables-test-allowed-diff.h
@@ -1,4 +1 @@
 /* List of comma-separated changed AML files to ignore */
-"tests/data/acpi/q35/APIC.thread-count",
-"tests/data/acpi/q35/DSDT.thread-count",
-"tests/data/acpi/q35/FACP.thread-count",
-- 
2.50.1