]> www.infradead.org Git - users/dwmw2/linux.git/commitdiff
arm64: cputype: Add Cortex-X925 definitions
authorMark Rutland <mark.rutland@arm.com>
Mon, 3 Jun 2024 11:18:10 +0000 (12:18 +0100)
committerCatalin Marinas <catalin.marinas@arm.com>
Wed, 12 Jun 2024 15:07:21 +0000 (16:07 +0100)
Add cputype definitions for Cortex-X925. These will be used for errata
detection in subsequent patches.

These values can be found in Table A-285 ("MIDR_EL1 bit descriptions")
in issue 0001-05 of the Cortex-X925 TRM, which can be found at:

  https://developer.arm.com/documentation/102807/0001/?lang=en

Signed-off-by: Mark Rutland <mark.rutland@arm.com>
Cc: James Morse <james.morse@arm.com>
Cc: Will Deacon <will@kernel.org>
Link: https://lore.kernel.org/r/20240603111812.1514101-4-mark.rutland@arm.com
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
arch/arm64/include/asm/cputype.h

index dcbac1ce6c25cbb9deb7a31b3455a1ead293170b..1cb0704c6163f8ab16420f0aff6b5429688b96f9 100644 (file)
@@ -91,6 +91,7 @@
 #define ARM_CPU_PART_CORTEX_A720       0xD81
 #define ARM_CPU_PART_CORTEX_X4         0xD82
 #define ARM_CPU_PART_NEOVERSE_V3       0xD84
+#define ARM_CPU_PART_CORTEX_X925       0xD85
 
 #define APM_CPU_PART_XGENE             0x000
 #define APM_CPU_VAR_POTENZA            0x00
 #define MIDR_CORTEX_A720 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A720)
 #define MIDR_CORTEX_X4 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X4)
 #define MIDR_NEOVERSE_V3 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_V3)
+#define MIDR_CORTEX_X925 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X925)
 #define MIDR_THUNDERX  MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX)
 #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX)
 #define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX)