#define RPMPD_RWLM 0x6d6c7772
 #define RPMPD_RWSC 0x63737772
 #define RPMPD_RWSM 0x6d737772
+#define RPMPD_RWGX 0x78677772
 
 /* Operation Keys */
 #define KEY_CORNER             0x6e726f63 /* corn */
        .max_state = RPM_SMD_LEVEL_BINNING,
 };
 
+DEFINE_RPMPD_PAIR(sm6375, vddgx, vddgx_ao, RWGX, LEVEL, 0);
+static struct rpmpd *sm6375_rpmpds[] = {
+       [SM6375_VDDCX] = &sm6125_vddcx,
+       [SM6375_VDDCX_AO] = &sm6125_vddcx_ao,
+       [SM6375_VDDCX_VFL] = &sm6125_vddcx_vfl,
+       [SM6375_VDDMX] = &sm6125_vddmx,
+       [SM6375_VDDMX_AO] = &sm6125_vddmx_ao,
+       [SM6375_VDDMX_VFL] = &sm6125_vddmx_vfl,
+       [SM6375_VDDGX] = &sm6375_vddgx,
+       [SM6375_VDDGX_AO] = &sm6375_vddgx_ao,
+       [SM6375_VDD_LPI_CX] = &sm6115_vdd_lpi_cx,
+       [SM6375_VDD_LPI_MX] = &sm6115_vdd_lpi_mx,
+};
+
+static const struct rpmpd_desc sm6375_desc = {
+       .rpmpds = sm6375_rpmpds,
+       .num_pds = ARRAY_SIZE(sm6375_rpmpds),
+       .max_state = RPM_SMD_LEVEL_TURBO_NO_CPR,
+};
+
 static struct rpmpd *qcm2290_rpmpds[] = {
        [QCM2290_VDDCX] = &sm6115_vddcx,
        [QCM2290_VDDCX_AO] = &sm6115_vddcx_ao,
        { .compatible = "qcom,sdm660-rpmpd", .data = &sdm660_desc },
        { .compatible = "qcom,sm6115-rpmpd", .data = &sm6115_desc },
        { .compatible = "qcom,sm6125-rpmpd", .data = &sm6125_desc },
+       { .compatible = "qcom,sm6375-rpmpd", .data = &sm6375_desc },
        { }
 };
 MODULE_DEVICE_TABLE(of, rpmpd_match_table);