ASoC: SOF: ipc4-pcm: Enable delay reporting for ChainDMA streams

All streams (currently) which is configured to use ChainDMA can only work
on Link/host DMA pairs where the link side position can be access via host
registers (like HDA on CAVS 2.5 platforms).

Since the firmware does not provide time_info for ChainDMA, unlike for HDA
stream, the kernel should calculate the start and end offsets that is
needed for the delay calculation.

With this small change we can report accurate delays when the stream is
configured to use ChainDMA.

Signed-off-by: Peter Ujfalusi <peter.ujfalusi@linux.intel.com>
Reviewed-by: Bard Liao <yung-chuan.liao@linux.intel.com>
Reviewed-by: Liam Girdwood <liam.r.girdwood@intel.com>
Reviewed-by: Ranjani Sridharan <ranjani.sridharan@linux.intel.com>
Link: https://patch.msgid.link/20250619102848.12389-1-peter.ujfalusi@linux.intel.com
Signed-off-by: Mark Brown <broonie@kernel.org>

diff --git a/sound/soc/sof/ipc4-pcm.c b/sound/soc/sof/ipc4-pcm.c
index a5b365ab19454d65a3ebba4c2b293f4a3eae531f..6e19d89e296328250c5797ee9e55b60c0fca2cef 100644 (file)
--- a/sound/soc/sof/ipc4-pcm.c
+++ b/sound/soc/sof/ipc4-pcm.c
@@ -409,9 +409,33 @@ static int sof_ipc4_trigger_pipelines(struct snd_soc_component *component,
         * If use_chain_dma attribute is set we proceed to chained DMA
         * trigger function that handles the rest for the substream.
         */
-       if (pipeline->use_chain_dma)
-               return sof_ipc4_chain_dma_trigger(sdev, spcm, substream->stream,
-                                                 pipeline_list, state, cmd);
+       if (pipeline->use_chain_dma) {
+               struct sof_ipc4_timestamp_info *time_info;
+
+               time_info = sof_ipc4_sps_to_time_info(&spcm->stream[substream->stream]);
+
+               ret = sof_ipc4_chain_dma_trigger(sdev, spcm, substream->stream,
+                                                pipeline_list, state, cmd);
+               if (ret || !time_info)
+                       return ret;
+
+               if (state == SOF_IPC4_PIPE_PAUSED) {
+                       /*
+                        * Record the DAI position for delay reporting
+                        * To handle multiple pause/resume/xrun we need to add
+                        * the positions to simulate how the firmware behaves
+                        */
+                       u64 pos = snd_sof_pcm_get_dai_frame_counter(sdev, component,
+                                                                   substream);
+
+                       time_info->stream_end_offset += pos;
+               } else if (state == SOF_IPC4_PIPE_RESET) {
+                       /* Reset the end offset as the stream is stopped */
+                       time_info->stream_end_offset = 0;
+               }
+
+               return 0;
+       }
 
        /* allocate memory for the pipeline data */
        trigger_list = kzalloc(struct_size(trigger_list, pipeline_instance_ids,
@@ -959,8 +983,24 @@ static int sof_ipc4_get_stream_start_offset(struct snd_sof_dev *sdev,
        if (!host_copier || !dai_copier)
                return -EINVAL;
 
-       if (host_copier->data.gtw_cfg.node_id == SOF_IPC4_INVALID_NODE_ID)
+       if (host_copier->data.gtw_cfg.node_id == SOF_IPC4_INVALID_NODE_ID) {
                return -EINVAL;
+       } else if (host_copier->data.gtw_cfg.node_id == SOF_IPC4_CHAIN_DMA_NODE_ID) {
+               /*
+                * While the firmware does not supports time_info reporting for
+                * streams using ChainDMA, it is granted that ChainDMA can only
+                * be used on Host+Link pairs where the link position is
+                * accessible from the host side.
+                *
+                * Enable delay calculation in case of ChainDMA via host
+                * accessible registers.
+                *
+                * The ChainDMA uses 2x 1ms ping-pong buffer, dai side starts
+                * when 1ms data is available
+                */
+               time_info->stream_start_offset = substream->runtime->rate / MSEC_PER_SEC;
+               goto out;
+       }
 
        node_index = SOF_IPC4_NODE_INDEX(host_copier->data.gtw_cfg.node_id);
        offset = offsetof(struct sof_ipc4_fw_registers, pipeline_regs) + node_index * sizeof(ppl_reg);
@@ -978,6 +1018,7 @@ static int sof_ipc4_get_stream_start_offset(struct snd_sof_dev *sdev,
        time_info->stream_end_offset = ppl_reg.stream_end_offset;
        do_div(time_info->stream_end_offset, dai_sample_size);
 
+out:
        /*
         * Calculate the wrap boundary need to be used for delay calculation
         * The host counter is in bytes, it will wrap earlier than the frames

diff --git a/sound/soc/sof/ipc4-topology.c b/sound/soc/sof/ipc4-topology.c
index 089f2c9fe6936167767bf870c0126450ac97e854..591ee30551baa8b08837670a157c1dbb66eeccb1 100644 (file)
--- a/sound/soc/sof/ipc4-topology.c
+++ b/sound/soc/sof/ipc4-topology.c
@@ -1938,10 +1938,10 @@ sof_ipc4_prepare_copier_module(struct snd_sof_widget *swidget,
                        pipeline->msg.extension |= SOF_IPC4_GLB_EXT_CHAIN_DMA_FIFO_SIZE(fifo_size);
 
                        /*
-                        * Chain DMA does not support stream timestamping, set node_id to invalid
-                        * to skip the code in sof_ipc4_get_stream_start_offset().
+                        * Chain DMA does not support stream timestamping, but it
+                        * can use the host side registers for delay calculation.
                         */
-                       copier_data->gtw_cfg.node_id = SOF_IPC4_INVALID_NODE_ID;
+                       copier_data->gtw_cfg.node_id = SOF_IPC4_CHAIN_DMA_NODE_ID;
 
                        return 0;
                }

diff --git a/sound/soc/sof/ipc4-topology.h b/sound/soc/sof/ipc4-topology.h
index 9e98cac19532b1d1a903fcb8caf102d5e89b2ca2..14ba58d2be03f8904388fb3df857773e0fb4118a 100644 (file)
--- a/sound/soc/sof/ipc4-topology.h
+++ b/sound/soc/sof/ipc4-topology.h
@@ -58,6 +58,7 @@
 
 #define SOF_IPC4_DMA_DEVICE_MAX_COUNT 16
 
+#define SOF_IPC4_CHAIN_DMA_NODE_ID     0x7fffffff
 #define SOF_IPC4_INVALID_NODE_ID       0xffffffff
 
 /* FW requires minimum 2ms DMA buffer size */