drm/msm/dpu: use hsync/vsync polarity set by the encoder

Do not override the hsync/vsync polarity passed by the encoder when
setting up intf timings. The same logic was used in both the encoder and
intf code to set the DP and DSI polarities, so those interfaces are not
impacted. However for HDMI, the polarities were overriden to static
values based on the vertical resolution, instead of using the actual
mode polarities.

Signed-off-by: Arnaud Vrac <avrac@freebox.fr>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Patchwork: https://patchwork.freedesktop.org/patch/532901/
Link: https://lore.kernel.org/r/20230419-dpu-tweaks-v1-3-d1bac46db075@freebox.fr
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>

diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c
index b9dddf576c029f0d136ce281eff897f7f041953b..c665d59f88f5f0b7c42e40f2063735c8922325b1 100644 (file)
--- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c
+++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c
@@ -99,7 +99,7 @@ static void dpu_hw_intf_setup_timing_engine(struct dpu_hw_intf *ctx,
        u32 active_h_start, active_h_end;
        u32 active_v_start, active_v_end;
        u32 active_hctl, display_hctl, hsync_ctl;
-       u32 polarity_ctl, den_polarity, hsync_polarity, vsync_polarity;
+       u32 polarity_ctl, den_polarity;
        u32 panel_format;
        u32 intf_cfg, intf_cfg2 = 0;
        u32 display_data_hctl = 0, active_data_hctl = 0;
@@ -186,19 +186,9 @@ static void dpu_hw_intf_setup_timing_engine(struct dpu_hw_intf *ctx,
        }
 
        den_polarity = 0;
-       if (ctx->cap->type == INTF_HDMI) {
-               hsync_polarity = p->yres >= 720 ? 0 : 1;
-               vsync_polarity = p->yres >= 720 ? 0 : 1;
-       } else if (ctx->cap->type == INTF_DP) {
-               hsync_polarity = p->hsync_polarity;
-               vsync_polarity = p->vsync_polarity;
-       } else {
-               hsync_polarity = 0;
-               vsync_polarity = 0;
-       }
        polarity_ctl = (den_polarity << 2) | /*  DEN Polarity  */
-               (vsync_polarity << 1) | /* VSYNC Polarity */
-               (hsync_polarity << 0);  /* HSYNC Polarity */
+               (p->vsync_polarity << 1) | /* VSYNC Polarity */
+               (p->hsync_polarity << 0);  /* HSYNC Polarity */
 
        if (!DPU_FORMAT_IS_YUV(fmt))
                panel_format = (fmt->bits[C0_G_Y] |