arm64: dts: qcom: qcs404: Add USB devices and PHYs

QCS404 sports HS and SS USB controllers based on dwc3 block with two HS
PHYs and one SS PHY. Add nodes for these devices and enable them for
EVB board.

Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Cc: Andy Gross <agross@kernel.org>
Cc: Rob Herring <robh+dt@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: linux-arm-msm@vger.kernel.org
Cc: devicetree@vger.kernel.org
Cc: linux-kernel@vger.kernel.org
Tested-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org>
Link: https://lore.kernel.org/r/20200311191517.8221-2-bryan.odonoghue@linaro.org
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>

diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi
index f149a538c1cc61681263cd36d619e1c1ff7b7b61..c685a16648105275060ff23a52fa85be2b09d427 100644 (file)
--- a/arch/arm64/boot/dts/qcom/qcs404.dtsi
+++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi
@@ -323,6 +323,48 @@
                        reg = <0x00060000 0x6000>;
                };
 
+               usb3_phy: phy@78000 {
+                       compatible = "qcom,usb-ss-28nm-phy";
+                       reg = <0x00078000 0x400>;
+                       #phy-cells = <0>;
+                       clocks = <&rpmcc RPM_SMD_LN_BB_CLK>,
+                                <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>,
+                                <&gcc GCC_USB3_PHY_PIPE_CLK>;
+                       clock-names = "ref", "ahb", "pipe";
+                       resets = <&gcc GCC_USB3_PHY_BCR>,
+                                <&gcc GCC_USB3PHY_PHY_BCR>;
+                       reset-names = "com", "phy";
+                       status = "disabled";
+               };
+
+               usb2_phy_prim: phy@7a000 {
+                       compatible = "qcom,usb-hs-28nm-femtophy";
+                       reg = <0x0007a000 0x200>;
+                       #phy-cells = <0>;
+                       clocks = <&rpmcc RPM_SMD_LN_BB_CLK>,
+                                <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>,
+                                <&gcc GCC_USB2A_PHY_SLEEP_CLK>;
+                       clock-names = "ref", "ahb", "sleep";
+                       resets = <&gcc GCC_USB_HS_PHY_CFG_AHB_BCR>,
+                                <&gcc GCC_USB2A_PHY_BCR>;
+                       reset-names = "phy", "por";
+                       status = "disabled";
+               };
+
+               usb2_phy_sec: phy@7c000 {
+                       compatible = "qcom,usb-hs-28nm-femtophy";
+                       reg = <0x0007c000 0x200>;
+                       #phy-cells = <0>;
+                       clocks = <&rpmcc RPM_SMD_LN_BB_CLK>,
+                                <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>,
+                                <&gcc GCC_USB2A_PHY_SLEEP_CLK>;
+                       clock-names = "ref", "ahb", "sleep";
+                       resets = <&gcc GCC_QUSB2_PHY_BCR>,
+                                <&gcc GCC_USB2_HS_PHY_ONLY_BCR>;
+                       reset-names = "phy", "por";
+                       status = "disabled";
+               };
+
                qfprom: qfprom@a4000 {
                        compatible = "qcom,qfprom";
                        reg = <0x000a4000 0x1000>;
@@ -486,6 +528,64 @@
                        };
                };
 
+               usb3: usb@7678800 {
+                       compatible = "qcom,dwc3";
+                       reg = <0x07678800 0x400>;
+                       #address-cells = <1>;
+                       #size-cells = <1>;
+                       ranges;
+                       clocks = <&gcc GCC_USB30_MASTER_CLK>,
+                                <&gcc GCC_SYS_NOC_USB3_CLK>,
+                                <&gcc GCC_USB30_SLEEP_CLK>,
+                                <&gcc GCC_USB30_MOCK_UTMI_CLK>;
+                       clock-names = "core", "iface", "sleep", "mock_utmi";
+                       assigned-clocks = <&gcc GCC_USB20_MOCK_UTMI_CLK>,
+                                         <&gcc GCC_USB30_MASTER_CLK>;
+                       assigned-clock-rates = <19200000>, <200000000>;
+                       status = "disabled";
+
+                       dwc3@7580000 {
+                               compatible = "snps,dwc3";
+                               reg = <0x07580000 0xcd00>;
+                               interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+                               phys = <&usb2_phy_sec>, <&usb3_phy>;
+                               phy-names = "usb2-phy", "usb3-phy";
+                               snps,has-lpm-erratum;
+                               snps,hird-threshold = /bits/ 8 <0x10>;
+                               snps,usb3_lpm_capable;
+                               dr_mode = "otg";
+                       };
+               };
+
+               usb2: usb@79b8800 {
+                       compatible = "qcom,dwc3";
+                       reg = <0x079b8800 0x400>;
+                       #address-cells = <1>;
+                       #size-cells = <1>;
+                       ranges;
+                       clocks = <&gcc GCC_USB_HS_SYSTEM_CLK>,
+                                <&gcc GCC_PCNOC_USB2_CLK>,
+                                <&gcc GCC_USB_HS_INACTIVITY_TIMERS_CLK>,
+                                <&gcc GCC_USB20_MOCK_UTMI_CLK>;
+                       clock-names = "core", "iface", "sleep", "mock_utmi";
+                       assigned-clocks = <&gcc GCC_USB20_MOCK_UTMI_CLK>,
+                                         <&gcc GCC_USB_HS_SYSTEM_CLK>;
+                       assigned-clock-rates = <19200000>, <133333333>;
+                       status = "disabled";
+
+                       dwc3@78c0000 {
+                               compatible = "snps,dwc3";
+                               reg = <0x078c0000 0xcc00>;
+                               interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
+                               phys = <&usb2_phy_prim>;
+                               phy-names = "usb2-phy";
+                               snps,has-lpm-erratum;
+                               snps,hird-threshold = /bits/ 8 <0x10>;
+                               snps,usb3_lpm_capable;
+                               dr_mode = "peripheral";
+                       };
+               };
+
                tlmm: pinctrl@1000000 {
                        compatible = "qcom,qcs404-pinctrl";
                        reg = <0x01000000 0x200000>,