x86/PCI: Add support for the Intel 82374EB/82374SB (ESC) PIRQ router

The Intel 82374EB/82374SB EISA System Component (ESC) devices implement
PCI interrupt steering with a PIRQ router[1] in the form of four PIRQ
Route Control registers, available in the port I/O space accessible
indirectly via the index/data register pair at 0x22/0x23, located at
indices 0x60/0x61/0x62/0x63 for the PIRQ0/1/2/3# lines respectively.

The semantics is the same as with the PIIX router, however it is not
clear if BIOSes use register indices or line numbers as the cookie to
identify PCI interrupts in their routing tables and therefore support
either scheme.

Accesses to the port I/O space concerned here need to be unlocked by
writing the value of 0x0f to the ESC ID Register at index 0x02
beforehand[2].  Do so then and then lock access after use for safety.

This locking could possibly interfere with accesses to the Intel MP spec
IMCR register, implemented by the 82374SB variant of the ESC only as the
PCI/APIC Control Register at index 0x70[3], for which leaving access to
the configuration space concerned unlocked may have been a requirement
for the BIOS to remain compliant with the MP spec.  However we only poke
at the IMCR register if the APIC mode is used, in which case the PIRQ
router is not, so this arrangement is not going to interfere with IMCR
access code.

The ESC is implemented as a part of the combined southbridge also made
of 82375EB/82375SB PCI-EISA Bridge (PCEB) and does itself appear in the
PCI configuration space.  Use the PCEB's device identification then for
determining the presence of the ESC.

References:

[1] "82374EB/82374SB EISA System Component (ESC)", Intel Corporation,
    Order Number: 290476-004, March 1996, Section 3.1.12
    "PIRQ[0:3]#--PIRQ Route Control Registers", pp. 44-45

[2] same, Section 3.1.1 "ESCID--ESC ID Register", p. 36

[3] same, Section 3.1.17 "PAC--PCI/APIC Control Register", p. 47

Signed-off-by: Maciej W. Rozycki <macro@orcam.me.uk>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Link: https://lore.kernel.org/r/alpine.DEB.2.21.2107192023450.9461@angie.orcam.me.uk

diff --git a/arch/x86/pci/irq.c b/arch/x86/pci/irq.c
index 1bccbc4196301ffdf56e534a1ac22e5d48aa8366..187e284f2021ab95c623132389b0991c6ca43841 100644 (file)
--- a/arch/x86/pci/irq.c
+++ b/arch/x86/pci/irq.c
@@ -357,6 +357,74 @@ static int pirq_ali_set(struct pci_dev *router, struct pci_dev *dev, int pirq, i
        return 0;
 }
 
+/*
+ *     PIRQ routing for the 82374EB/82374SB EISA System Component (ESC)
+ *     ASIC used with the Intel 82420 and 82430 PCIsets.  The ESC is not
+ *     decoded in the PCI configuration space, so we identify it by the
+ *     accompanying 82375EB/82375SB PCI-EISA Bridge (PCEB) ASIC.
+ *
+ *     There are four PIRQ Route Control registers, available in the
+ *     port I/O space accessible indirectly via the index/data register
+ *     pair at 0x22/0x23, located at indices 0x60/0x61/0x62/0x63 for the
+ *     PIRQ0/1/2/3# lines respectively.  The semantics is the same as
+ *     with the PIIX router.
+ *
+ *     Accesses to the port I/O space concerned here need to be unlocked
+ *     by writing the value of 0x0f to the ESC ID Register at index 0x02
+ *     beforehand.  Any other value written to said register prevents
+ *     further accesses from reaching the register file, except for the
+ *     ESC ID Register being written with 0x0f again.
+ *
+ *     References:
+ *
+ *     "82374EB/82374SB EISA System Component (ESC)", Intel Corporation,
+ *     Order Number: 290476-004, March 1996
+ *
+ *     "82375EB/82375SB PCI-EISA Bridge (PCEB)", Intel Corporation, Order
+ *     Number: 290477-004, March 1996
+ */
+
+#define PC_CONF_I82374_ESC_ID                  0x02u
+#define PC_CONF_I82374_PIRQ_ROUTE_CONTROL      0x60u
+
+#define PC_CONF_I82374_ESC_ID_KEY              0x0fu
+
+static int pirq_esc_get(struct pci_dev *router, struct pci_dev *dev, int pirq)
+{
+       unsigned long flags;
+       int reg;
+       u8 x;
+
+       reg = pirq;
+       if (reg >= 1 && reg <= 4)
+               reg += PC_CONF_I82374_PIRQ_ROUTE_CONTROL - 1;
+
+       raw_spin_lock_irqsave(&pc_conf_lock, flags);
+       pc_conf_set(PC_CONF_I82374_ESC_ID, PC_CONF_I82374_ESC_ID_KEY);
+       x = pc_conf_get(reg);
+       pc_conf_set(PC_CONF_I82374_ESC_ID, 0);
+       raw_spin_unlock_irqrestore(&pc_conf_lock, flags);
+       return (x < 16) ? x : 0;
+}
+
+static int pirq_esc_set(struct pci_dev *router, struct pci_dev *dev, int pirq,
+                      int irq)
+{
+       unsigned long flags;
+       int reg;
+
+       reg = pirq;
+       if (reg >= 1 && reg <= 4)
+               reg += PC_CONF_I82374_PIRQ_ROUTE_CONTROL - 1;
+
+       raw_spin_lock_irqsave(&pc_conf_lock, flags);
+       pc_conf_set(PC_CONF_I82374_ESC_ID, PC_CONF_I82374_ESC_ID_KEY);
+       pc_conf_set(reg, irq);
+       pc_conf_set(PC_CONF_I82374_ESC_ID, 0);
+       raw_spin_unlock_irqrestore(&pc_conf_lock, flags);
+       return 1;
+}
+
 /*
  * The Intel PIIX4 pirq rules are fairly simple: "pirq" is
  * just a pointer to the config space.
@@ -687,6 +755,11 @@ static __init int intel_router_probe(struct irq_router *r, struct pci_dev *route
                return 0;
 
        switch (device) {
+       case PCI_DEVICE_ID_INTEL_82375:
+               r->name = "PCEB/ESC";
+               r->get = pirq_esc_get;
+               r->set = pirq_esc_set;
+               return 1;
        case PCI_DEVICE_ID_INTEL_82371FB_0:
        case PCI_DEVICE_ID_INTEL_82371SB_0:
        case PCI_DEVICE_ID_INTEL_82371AB_0: