ASoC: fsl_spdif: Add support for i.MX8QM platform

On i.MX8QM, there are separate interrupts for TX and RX.

As the EDMA can't be configured to swing back to first FIFO
after writing the second FIFO, so we need to force the burst
size to be 2 on i.MX8QM. And EDMA don't support to shift
the data from S24_LE to S16_LE, so the supported TX format
is also different on i.MX8QM.

Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Acked-by: Nicolin Chen <nicoleotsuka@gmail.com>
Link: https://lore.kernel.org/r/1602739728-4433-2-git-send-email-shengjiu.wang@nxp.com
Signed-off-by: Mark Brown <broonie@kernel.org>

diff --git a/sound/soc/fsl/fsl_spdif.c b/sound/soc/fsl/fsl_spdif.c
index b0f643fefe1e813370ff1322d4542f71507b773a..e494ad6ec7d71084db6118d8fc40e1934e2ccc17 100644 (file)
--- a/sound/soc/fsl/fsl_spdif.c
+++ b/sound/soc/fsl/fsl_spdif.c
@@ -49,10 +49,18 @@ static u8 srpc_dpll_locked[] = { 0x0, 0x1, 0x2, 0x3, 0x4, 0xa, 0xb };
  * @imx: for imx platform
  * @shared_root_clock: flag of sharing a clock source with others;
  *                     so the driver shouldn't set root clock rate
+ * @interrupts: interrupt number
+ * @tx_burst: tx maxburst size
+ * @rx_burst: rx maxburst size
+ * @tx_formats: tx supported data format
  */
 struct fsl_spdif_soc_data {
        bool imx;
        bool shared_root_clock;
+       u32 interrupts;
+       u32 tx_burst;
+       u32 rx_burst;
+       u64 tx_formats;
 };
 
 /*
@@ -128,16 +136,38 @@ struct fsl_spdif_priv {
 static struct fsl_spdif_soc_data fsl_spdif_vf610 = {
        .imx = false,
        .shared_root_clock = false,
+       .interrupts = 1,
+       .tx_burst = FSL_SPDIF_TXFIFO_WML,
+       .rx_burst = FSL_SPDIF_RXFIFO_WML,
+       .tx_formats = FSL_SPDIF_FORMATS_PLAYBACK,
 };
 
 static struct fsl_spdif_soc_data fsl_spdif_imx35 = {
        .imx = true,
        .shared_root_clock = false,
+       .interrupts = 1,
+       .tx_burst = FSL_SPDIF_TXFIFO_WML,
+       .rx_burst = FSL_SPDIF_RXFIFO_WML,
+       .tx_formats = FSL_SPDIF_FORMATS_PLAYBACK,
 };
 
 static struct fsl_spdif_soc_data fsl_spdif_imx6sx = {
        .imx = true,
        .shared_root_clock = true,
+       .interrupts = 1,
+       .tx_burst = FSL_SPDIF_TXFIFO_WML,
+       .rx_burst = FSL_SPDIF_RXFIFO_WML,
+       .tx_formats = FSL_SPDIF_FORMATS_PLAYBACK,
+
+};
+
+static struct fsl_spdif_soc_data fsl_spdif_imx8qm = {
+       .imx = true,
+       .shared_root_clock = true,
+       .interrupts = 2,
+       .tx_burst = 2,          /* Applied for EDMA */
+       .rx_burst = 2,          /* Applied for EDMA */
+       .tx_formats = SNDRV_PCM_FMTBIT_S24_LE,  /* Applied for EDMA */
 };
 
 /* Check if clk is a root clock that does not share clock source with others */
@@ -1273,6 +1303,8 @@ static int fsl_spdif_probe(struct platform_device *pdev)
        /* Initialize this copy of the CPU DAI driver structure */
        memcpy(&spdif_priv->cpu_dai_drv, &fsl_spdif_dai, sizeof(fsl_spdif_dai));
        spdif_priv->cpu_dai_drv.name = dev_name(&pdev->dev);
+       spdif_priv->cpu_dai_drv.playback.formats =
+                               spdif_priv->soc->tx_formats;
 
        /* Get the addresses and IRQ */
        res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
@@ -1287,15 +1319,19 @@ static int fsl_spdif_probe(struct platform_device *pdev)
                return PTR_ERR(spdif_priv->regmap);
        }
 
-       irq = platform_get_irq(pdev, 0);
-       if (irq < 0)
-               return irq;
+       for (i = 0; i < spdif_priv->soc->interrupts; i++) {
+               irq = platform_get_irq(pdev, i);
+               if (irq < 0) {
+                       dev_err(&pdev->dev, "no irq for node %s\n", pdev->name);
+                       return irq;
+               }
 
-       ret = devm_request_irq(&pdev->dev, irq, spdif_isr, 0,
-                              dev_name(&pdev->dev), spdif_priv);
-       if (ret) {
-               dev_err(&pdev->dev, "could not claim irq %u\n", irq);
-               return ret;
+               ret = devm_request_irq(&pdev->dev, irq, spdif_isr, 0,
+                                      dev_name(&pdev->dev), spdif_priv);
+               if (ret) {
+                       dev_err(&pdev->dev, "could not claim irq %u\n", irq);
+                       return ret;
+               }
        }
 
        /* Get system clock for rx clock rate calculation */
@@ -1344,8 +1380,8 @@ static int fsl_spdif_probe(struct platform_device *pdev)
 
        spdif_priv->dpll_locked = false;
 
-       spdif_priv->dma_params_tx.maxburst = FSL_SPDIF_TXFIFO_WML;
-       spdif_priv->dma_params_rx.maxburst = FSL_SPDIF_RXFIFO_WML;
+       spdif_priv->dma_params_tx.maxburst = spdif_priv->soc->tx_burst;
+       spdif_priv->dma_params_rx.maxburst = spdif_priv->soc->rx_burst;
        spdif_priv->dma_params_tx.addr = res->start + REG_SPDIF_STL;
        spdif_priv->dma_params_rx.addr = res->start + REG_SPDIF_SRL;
 
@@ -1458,6 +1494,7 @@ static const struct of_device_id fsl_spdif_dt_ids[] = {
        { .compatible = "fsl,imx35-spdif", .data = &fsl_spdif_imx35, },
        { .compatible = "fsl,vf610-spdif", .data = &fsl_spdif_vf610, },
        { .compatible = "fsl,imx6sx-spdif", .data = &fsl_spdif_imx6sx, },
+       { .compatible = "fsl,imx8qm-spdif", .data = &fsl_spdif_imx8qm, },
        {}
 };
 MODULE_DEVICE_TABLE(of, fsl_spdif_dt_ids);