arm64: dts: imx8qm: Correct edma3 power-domains and interrupt numbers

It is eDMA1 at QM, which have the same register with eDMA3 at qxp.

The below commit fix panic problem.
commit b37e75bddc35 ("arm64: dts: imx8qm: Add imx8qm's own pm to avoid panic during startup")

This fixes the IRQ and DMA channel numbers. While QM eDMA1 technically has
32 channels, only 10 channels are likely used for I2C. The exact IRQ
numbers for the remaining channels were unclear in the reference manual.

Fixes: e4d7a330fb7a ("arm64: dts: imx8: add edma[0..3]")
Signed-off-by: Frank Li <Frank.Li@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>

diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi
index 453fabfd17b81c2200a0a855825a32bc551085d2..cafc1383115abb0b0fe82905b5f0ee4591abe535 100644 (file)
--- a/arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-dma.dtsi
@@ -96,7 +96,20 @@
        status = "okay";
 };
 
+/* It is eDMA1 in 8QM RM, but 8QXP it is eDMA3 */
 &edma3 {
+       reg = <0x5a9f0000 0x210000>;
+       dma-channels = <10>;
+       interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH>,
+                    <GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH>;
        power-domains = <&pd IMX_SC_R_DMA_1_CH0>,
                        <&pd IMX_SC_R_DMA_1_CH1>,
                        <&pd IMX_SC_R_DMA_1_CH2>,
@@ -104,7 +117,9 @@
                        <&pd IMX_SC_R_DMA_1_CH4>,
                        <&pd IMX_SC_R_DMA_1_CH5>,
                        <&pd IMX_SC_R_DMA_1_CH6>,
-                       <&pd IMX_SC_R_DMA_1_CH7>;
+                       <&pd IMX_SC_R_DMA_1_CH7>,
+                       <&pd IMX_SC_R_DMA_1_CH8>,
+                       <&pd IMX_SC_R_DMA_1_CH9>;
 };
 
 &flexcan1 {