cpufreq: qcom-hw: Add CPU clock provider support

Qcom CPUFreq hardware (EPSS/OSM) controls clock and voltage to the CPU
cores. But this relationship is not represented with the clk framework
so far.

So, let's make the qcom-cpufreq-hw driver a clock provider. This makes the
clock producer/consumer relationship cleaner and is also useful for CPU
related frameworks like OPP to know the frequency at which the CPUs are
running.

The clock frequency provided by the driver is for each frequency domain.
We cannot get the frequency of each CPU core because, not all platforms
support per-core DCVS feature.

Also the frequency supplied by the driver is the actual frequency that
comes out of the EPSS/OSM block after the DCVS operation. This frequency is
not same as what the CPUFreq framework has set but it is the one that gets
supplied to the CPUs after throttling by LMh.

Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
[ Xiu: Fixed memleak. ]
Signed-off-by: Xiu Jianfeng <xiujianfeng@huawei.com>
Signed-off-by: Viresh Kumar <viresh.kumar@linaro.org>

diff --git a/drivers/cpufreq/qcom-cpufreq-hw.c b/drivers/cpufreq/qcom-cpufreq-hw.c
index a563f177e23bbf9a4070eab534aa87544e2a6a1e..340fed35e45dde64081837df046ae729459c9745 100644 (file)
--- a/drivers/cpufreq/qcom-cpufreq-hw.c
+++ b/drivers/cpufreq/qcom-cpufreq-hw.c
@@ -4,6 +4,7 @@
  */
 
 #include <linux/bitfield.h>
+#include <linux/clk-provider.h>
 #include <linux/cpufreq.h>
 #include <linux/init.h>
 #include <linux/interconnect.h>
@@ -54,6 +55,7 @@ struct qcom_cpufreq_data {
        bool cancel_throttle;
        struct delayed_work throttle_work;
        struct cpufreq_policy *policy;
+       struct clk_hw cpu_clk;
 
        bool per_core_dcvs;
 
@@ -632,8 +634,20 @@ static struct cpufreq_driver cpufreq_qcom_hw_driver = {
        .ready          = qcom_cpufreq_ready,
 };
 
+static unsigned long qcom_cpufreq_hw_recalc_rate(struct clk_hw *hw, unsigned long parent_rate)
+{
+       struct qcom_cpufreq_data *data = container_of(hw, struct qcom_cpufreq_data, cpu_clk);
+
+       return qcom_lmh_get_throttle_freq(data);
+}
+
+static const struct clk_ops qcom_cpufreq_hw_clk_ops = {
+       .recalc_rate = qcom_cpufreq_hw_recalc_rate,
+};
+
 static int qcom_cpufreq_hw_driver_probe(struct platform_device *pdev)
 {
+       struct clk_hw_onecell_data *clk_data;
        struct device *dev = &pdev->dev;
        struct device *cpu_dev;
        struct clk *clk;
@@ -676,8 +690,15 @@ static int qcom_cpufreq_hw_driver_probe(struct platform_device *pdev)
 
        qcom_cpufreq.soc_data = of_device_get_match_data(dev);
 
+       clk_data = devm_kzalloc(dev, struct_size(clk_data, hws, num_domains), GFP_KERNEL);
+       if (!clk_data)
+               return -ENOMEM;
+
+       clk_data->num = num_domains;
+
        for (i = 0; i < num_domains; i++) {
                struct qcom_cpufreq_data *data = &qcom_cpufreq.data[i];
+               struct clk_init_data clk_init = {};
                struct resource *res;
                void __iomem *base;
 
@@ -689,6 +710,31 @@ static int qcom_cpufreq_hw_driver_probe(struct platform_device *pdev)
 
                data->base = base;
                data->res = res;
+
+               /* Register CPU clock for each frequency domain */
+               clk_init.name = kasprintf(GFP_KERNEL, "qcom_cpufreq%d", i);
+               if (!clk_init.name)
+                       return -ENOMEM;
+
+               clk_init.flags = CLK_GET_RATE_NOCACHE;
+               clk_init.ops = &qcom_cpufreq_hw_clk_ops;
+               data->cpu_clk.init = &clk_init;
+
+               ret = devm_clk_hw_register(dev, &data->cpu_clk);
+               if (ret < 0) {
+                       dev_err(dev, "Failed to register clock %d: %d\n", i, ret);
+                       kfree(clk_init.name);
+                       return ret;
+               }
+
+               clk_data->hws[i] = &data->cpu_clk;
+               kfree(clk_init.name);
+       }
+
+       ret = devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, clk_data);
+       if (ret < 0) {
+               dev_err(dev, "Failed to add clock provider\n");
+               return ret;
        }
 
        ret = cpufreq_register_driver(&cpufreq_qcom_hw_driver);