enum smu_clk_type clk_type, uint32_t mask)
 {
 
-       int ret = 0, size = 0;
+       int ret = 0;
        uint32_t soft_min_level = 0, soft_max_level = 0, min_freq = 0, max_freq = 0;
 
        soft_min_level = mask ? (ffs(mask) - 1) : 0;
 
                ret = smu_v11_0_get_dpm_freq_by_index(smu, clk_type, soft_min_level, &min_freq);
                if (ret)
-                       return size;
+                       return 0;
 
                ret = smu_v11_0_get_dpm_freq_by_index(smu, clk_type, soft_max_level, &max_freq);
                if (ret)
-                       return size;
+                       return 0;
 
                ret = smu_v11_0_set_soft_freq_limited_range(smu, clk_type, min_freq, max_freq);
                if (ret)
-                       return size;
+                       return 0;
                break;
        case SMU_DCEFCLK:
                dev_info(smu->adev->dev,"Setting DCEFCLK min/max dpm level is not supported!\n");
                break;
        }
 
-       return size;
+       return 0;
 }
 
 static int navi10_populate_umd_state_clk(struct smu_context *smu)