]> www.infradead.org Git - nvme.git/commitdiff
ARM: dts: imx6: add mmdc ipg clock
authorAnson Huang <Anson.Huang@nxp.com>
Fri, 31 Aug 2018 07:53:18 +0000 (15:53 +0800)
committerShawn Guo <shawnguo@kernel.org>
Mon, 5 Nov 2018 02:19:09 +0000 (10:19 +0800)
i.MX6 SoCs has MMDC clock gates in CCM CCGR, add
clock property for MMDC driver's clock operation.

Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
arch/arm/boot/dts/imx6qdl.dtsi
arch/arm/boot/dts/imx6sl.dtsi
arch/arm/boot/dts/imx6sll.dtsi
arch/arm/boot/dts/imx6sx.dtsi
arch/arm/boot/dts/imx6ul.dtsi

index e4daf150881a9e2c9f5d5283e470edd8c586b13a..f782dc020f5baa2c9f6c6eb7dede89315d06ad31 100644 (file)
                        mmdc0: mmdc@21b0000 { /* MMDC0 */
                                compatible = "fsl,imx6q-mmdc";
                                reg = <0x021b0000 0x4000>;
+                               clocks = <&clks IMX6QDL_CLK_MMDC_P0_IPG>;
                        };
 
                        mmdc1: mmdc@21b4000 { /* MMDC1 */
index 7a3ae7160c129305d3e131fe6e59530d7c64e1f0..9bbc5b0adf85c29d5490e0dccf8cfde2067e9f23 100644 (file)
                        mmdc: mmdc@21b0000 {
                                compatible = "fsl,imx6sl-mmdc", "fsl,imx6q-mmdc";
                                reg = <0x021b0000 0x4000>;
+                               clocks = <&clks IMX6SL_CLK_MMDC_P0_IPG>;
                        };
 
                        rngb: rngb@21b4000 {
index ed9a980bce8501fcca0c3d357a8440cb8debd59d..e462f76a1c01933ce36e25ceb3623061c7522aee 100644 (file)
                        mmdc: memory-controller@21b0000 {
                                compatible = "fsl,imx6sll-mmdc", "fsl,imx6q-mmdc";
                                reg = <0x021b0000 0x4000>;
+                               clocks = <&clks IMX6SLL_CLK_MMDC_P0_IPG>;
                        };
 
                        ocotp: ocotp-ctrl@21bc000 {
index 95a3c1cb877db4fc307da0342306698b2d9a46dd..84b7687b2d311772140d1a4c2e1e4fcc26638e6f 100644 (file)
                        mmdc: mmdc@21b0000 {
                                compatible = "fsl,imx6sx-mmdc", "fsl,imx6q-mmdc";
                                reg = <0x021b0000 0x4000>;
+                               clocks = <&clks IMX6SX_CLK_MMDC_P0_IPG>;
                        };
 
                        fec2: ethernet@21b4000 {
index 083d3446c41d0cd49a3c4dc042538ed810ae34f0..c71d2d648c2e87bf3cae850be1a8e50b2f5c5e8a 100644 (file)
                        mmdc: mmdc@21b0000 {
                                compatible = "fsl,imx6ul-mmdc", "fsl,imx6q-mmdc";
                                reg = <0x021b0000 0x4000>;
+                               clocks = <&clks IMX6UL_CLK_MMDC_P0_IPG>;
                        };
 
                        weim: weim@21b8000 {